

means for mounting the device onto a circuit board by soldering, including a plurality of conductive bumps respectively positioned on an outer end of each of the conductive posts for soldering onto the circuit board, wherein a peripheral edge of a resin covering for sealing a surface of the semiconductor device and an outer edge of the conductive post are separated by a distance narrower than a height of the conductive post.

2. (Amended) A semiconductor apparatus according to claim 1, wherein the distance is in a range between 50 and 100 micrometers.

3. (Amended) A semiconductor apparatus according to claim 1, wherein the semiconductor device is provided with a plurality of electrode pads connected to the conductive posts, the electrode pads being arranged on a line extending in a center portion of the semiconductor device.

7. (Amended) A semiconductor apparatus comprising:

a semiconductor device;

a plurality of conductive posts electrically connected to the semiconductor device;

means for mounting the device onto a circuit board by soldering, including a plurality of conductive bumps respectively positioned on an outer end of each of the conductive posts for soldering onto the circuit board; and

a molding resin covering a surface of the semiconductor device, wherein the molding resin is shaped to have a step along the entirety of a peripheral edge of the semiconductor device, the step having upper and lower level portions.

9. (Amended) A semiconductor apparatus according to claim 7, wherein the difference in level between the upper portion and lower portion of the step is in a range between 40 and 60 micrometers.

11. (Amended) A semiconductor apparatus comprising:
a semiconductor device;
a plurality of conductive posts electrically connected to the semiconductor device;
means for mounting the device onto a circuit board by soldering, including a plurality of first conductive bumps respectively positioned on an outer end of each of the conductive posts for soldering onto the circuit board;
a molding resin covering a surface of the semiconductor device without covering a peripheral side surface of the conductive posts; and
an insulating layer formed on a peripheral surface of the semiconductor device between an upper surface of the semiconductor device and the conductive posts, wherein the molding resin is shaped to have a peripheral side surface on the identical plane with the peripheral side surface of the semiconductor device.

13. (Amended) A semiconductor apparatus according to claim 11, further comprising

a plurality of second conductive bumps each provided on a respective peripheral side surface of a respective one of the conductive posts.

14. (Amended) A semiconductor apparatus according to claim 11, wherein the first conductive bumps are of solder.

15. (Amended) A method for fabricating a semiconductor apparatus according to claim 7, comprising the steps of:

providing a semiconductor wafer on which a plurality of semiconductor devices are formed, each of the semiconductor device having electrode pads thereon;

providing a plurality of conductive post connected to the electrode pads of the semiconductor devices;

molding the semiconductor devices with a molding resin so that an upper surface of the molding resin is on the same plane with upper surfaces of the conductive posts;

removing a part of the molding resin to be located at a peripheral edge so that the peripheral edge of the molding resin has a step, the step having upper and lower level portions;

providing conductive bumps on outer ends of the conductive posts; and

dicing the semiconductor wafer to form a plurality of individual semiconductor apparatuses.

17. (Amended) A method according to claim 15, wherein the difference in level between the upper portion and lower portion of the step is in a range between 40 and 60 micrometers.

19. (Amended) A method for fabricating a semiconductor apparatus according to claim 11, comprising the steps of:

providing a semiconductor wafer on which a plurality of semiconductor devices are formed, each of the semiconductor devices having electrode pads thereon;

forming grooves in the semiconductor wafer at portions corresponding to dicing lines of the semiconductor wafer;

forming an insulating layer on the wafer so that the grooves are filled with the insulating layer but a part of each electrode pad of the semiconductor devices is not covered with the insulating layer;

forming a metal layer on the insulating layer and the part of each electrode pad, not covered with the insulating layer;

forming a rewiring layer on the metal layer;

providing a conductive post material extending across each of the grooves;